## 4.3: The shared data problem

- Inconsistency in data used by a task and updated by an ISR; arises because ISR runs at just the wrong time.
- Data is often shared because it is undesirable to have ISRs do all the work they would take too long to run.
  - ISRs typically "hand off" some of the processing to task code.

DO.

- This implies shared variables or communication between the ISR and the
- related task.

  Lab 3 simpler (in part) because we don't have to worry about this: the task and interrupt code are unrelated.

Figure 4.4: code example



















### Discussion

- Why lock out *all* interrupts, and not just mask the one with the ISR that accesses the shared data?
  - Selective masking would reduce disruption to rest of system.
- Considerations:

50.

- Interrupts are disabled only briefly.
- Increasing response time by 1-2 instructions is not a big deal.
- The overhead of disabling single interrupt is generally higher; details are platform dependent.
- Disabling all interrupts is a simple, one-size-fits-all solution.
- BUT you must ensure that interrupts are not disabled for too long!

Compiler limitations

- Why can't compilers handle this automatically?
  - In general, compilers cannot identify (truly) shared data, let alone analyze dynamic access patterns to that data.
  - It's plenty hard for humans to do even for developer who understands the code.
- No existing tools are clever enough to determine automatically when interrupts need to be disabled.























# Worst-case interrupt latency: components

- 1. The longest period of time that interrupts are disabled
- 2. The total time required to execute all ISRs + handlers of higher priority
- 3. The time for hardware to stop what it is doing, save critical state, and start executing the ISR for that interrupt
- The time for the ISR+handler to save the context and then do the work that we consider to be the "response"

## What can designer control?

- 1. Max length of critical sections?
  - Keep them short!
- Execution time of higher-priority ISRs?
  Assign priorities carefully.
- Keep all ISRs lean and mean.

**60**.

- Overhead of hardware response?
  - Fixed when you select the processor.
- 4. Time to save context, run handler?
  - Size of context depends on number of registers fixed for CPU
     Handler efficiency: good coding
  - Handler efficiency: good coding

## Measuring time

- In simulator, time unit is time to execute one instruction - Simple model: all instructions take same time to execute
- Unlikely to be true in any implementation, but added realism buys little.
  CPU respond to asserted, enabled interrupt before starting next
- Overhead of hardware response on 8086:
  - Finish current instruction
- Push 3 words on stack, read 2 words from interrupt vector table

CJ Archibald





## Fig. 4.15: Discussion

- Key idea: use *double buffering* with a global flag to ensure that the reader and writer access separate arrays.
- Does this work?
  - Global flag does not change while temperatures are being read in task code, especially at critical point between the two reads.
  - Values tested in task code are always corresponding pair no way for ISR to change them at wrong time while reading.
- What are disadvantages?

# #define Q\_SIZE 100 int TemperatureQ[Q\_SIZE]; int ITal = 0; void interrupt vReadTemperatures (void) { int (Tail = 1; int rate = 0; if (1[(ihead+2==Trail)]) (ifead==Q\_SIZE 2 & & Trail==0))) { if (1[(ihead+2==Trail)]) if (1[(ihead+2==Trail==0))) { if (Trail = 0; if (Trail = 0;

Figure 4.16: Yet another alternative

## Figure 4.16: Discussion

- · Key idea: use circular queues.
  - Queue buffers data between ISR and task that processes it.Buffering with queues is a commonly used technique.
- Oueue management:
  - Queue management.
  - Queue full: head+2 == tail (2 slots used/sample)
- Queue empty: head == tail
- Advantage: queue decouples the data arrival rate (possibly bursty) from the data processing rate.
  - Processing rate must be at least as great as the average arrival rate.

DO CU AR

# <section-header><section-header><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item><list-item>











| <pre>Int iQueue[100];<br/>int iHad= 0; / place to add next liem '/<br/>int iTail= 0; / place to read next liem '<br/>void interrupt Sourceharrup(tovid)<br/>{<br/>if ((iHad=1 = Tail)    (iHed=1 = 90 &amp;&amp; ITail == 0))<br/>{        / If queue is full, overwrite oldest '/<br/>+ iTail:<br/>if (ITail== 100)<br/>f (Tail==0)<br/>j<br/>Queue(iHead] = //next value;<br/>++iHead:<br/>if (iHead=100)<br/>if iHead=0;<br/>if (iHead=0;<br/>if (iHead=0;</pre>  | Problem 4.6: where is "very nasty bug"?<br>Code from Figure 4.18   |
|--|--|
| <pre>     void SinkTask(void)     {         ini Nalue;         while (TRUE)         if (Tall = Head)         if (Tall = Head)         if (Tall = Head)         if (Tall = Tall;         if (Tall = Tall;         if (Tall = 100)         Tall = 0;         if (Tall = 100)         if all = 0;         if all = 0;</pre> | Senario 2.<br>Queue is full, iHead=98,ITail=99<br>Task executes ++1Tail (so ITail=100)<br>Back-to-back interrupts are executed.<br>Start of first: iHead=98, ITail=100<br>End of first: iHead=99, ITail=100<br>ITail is never reset, increases w/o limit |























## Architecture 4: Real-time operating system (RTOS)

- Work is split between ISRs and tasks.
- Tasks are prioritized and run by a <u>scheduler</u>.
   Scheduler always picks highest-priority ready task to run.
- If higher-priority task becomes ready, lower-priority task is preempted.
- · Tasks block when waiting for events, resources.
  - ISRs can cause tasks to become unblocked.
  - Tasks can delay themselves for fixed time intervals.
- RTOS contains code to

**50**...

 Create tasks, block and unblock tasks, schedule tasks, allow tasks and ISRs to communicate, etc.



## **RTOS** characteristics

- Priorities available
  - Interrupts are serviced in priority order
  - Tasks are scheduled in priority order; lower priority tasks preempted
- Worst-case response time for highest-priority task
- Sum of ISR execution times (since other tasks preempted)
- Advantages:
- Stability when code changes (e.g. adding a lower-priority task)
   Many choices of commercial RTOS available
- Disadvantages:
  - Runtime overhead of RTOS
  - Software complexity (some in RTOS, some in using RTOS correctly)
- Non-trivial multi-threaded programs are incomprehensible to humans. Edward A. Lee



- Many to choose from, debugging support, libraries, etc.
- 3. Consider constructing hybrid architecture examples:
  - · RTOS where one task does polling
  - · Round robin with interrupts: main loop polls slower HW directly

50 CLAR